CUED Publications database

Semi-analytic slope delay model for CMOS switch-level timing verification

Yang, HG and Holburn, DM (1989) Semi-analytic slope delay model for CMOS switch-level timing verification. Proceedings - IEEE International Symposium on Circuits and Systems, 3. pp. 2032-2035. ISSN 0271-4310

Full text not available from this repository.

Abstract

A novel slope delay model for CMOS switch-level timing verification is presented. It differs from conventional methods in being semianalytic in character. The model assumes that all input waveforms are trapezoidal in overall shape, but that they vary in their slope. This simplification is quite reasonable and does not seriously affect precision, but it facilitates rapid solution. The model divides the stages in a switch-level circuit into two types. One corresponds to the logic gates, and the other corresponds to logic gates with pass transistors connected to their outputs. Semianalytic modeling for both cases is discussed.

Item Type: Article
Subjects: UNSPECIFIED
Divisions: Div B > Solid State Electronics and Nanoscale Science
Depositing User: Cron Job
Date Deposited: 07 Mar 2014 11:49
Last Modified: 26 Nov 2014 19:06
DOI: