Luo, X and Lei, TF and Wang, YG and Yao, GL and Jiang, YH and Zhou, K and Wang, P and Zhang, ZY and Fan, J and Wang, Q and Ge, R and Zhang, B and Li, Z and Udrea, F (2012) Low on-resistance SOI dual-trench-gate MOSFET. IEEE Transactions on Electron Devices, 59. pp. 504-509. ISSN 0018-9383Full text not available from this repository.
|Divisions:||Div B > Electronics, Power & Energy Conversion|
|Depositing User:||Cron Job|
|Date Deposited:||10 Mar 2012 16:10|
|Last Modified:||20 May 2013 01:36|
Actions (login required)