CUED Publications database

8 × 8 Bit Pipelined Dadda Multiplier in CMOS

Crawley, DG and Amaratunga, GAJ (1988) 8 × 8 Bit Pipelined Dadda Multiplier in CMOS. IEE Proceedings G: Electronics Circuits and Systems, 135. pp. 231-240. ISSN 0143-7089

Full text not available from this repository.


Parallel multiplication schemes for VLSI have traditionally been chosen for their regular layout. Unfortunately, this has meant using algorithms which are not time-optimal. In the paper, we present an 8 × 8 bit time-optimal multiplier using the Dadda scheme implemented as a 7-stage linear pipeline. The design uses automated layout techniques to avoid the problems associated with the irregularity of the scheme, and a 3μm n-well CMOS process with two layers of metal. The use of multiple levels of metal reduces the delay associated with the interconnection between cells and also permits the over-routing of active circuitry. A new pipelined carry look-ahead adder is used for the final summation, and this provides a significant contribution to the performance of the multiplier. A set of cells was designed for the multiplier and some aspects of their design are discussed. In particular, a previously unreported Vdd overshoot problem in an existing exclusive-OR gate circuit is described and explained. The multiplier is expected to operate at a maximum clock frequency of at least 50 MHz. © 1988, The Institution of Electrical Engineers. All rights reserved.

Item Type: Article
Divisions: Div B > Electronics, Power & Energy Conversion
Depositing User: Cron Job
Date Deposited: 04 Aug 2017 20:15
Last Modified: 18 Feb 2021 15:20
DOI: 10.1049/ip-g-1.1988.0033